

FIG. 1




FIG. 2(A)




FIG. 2(B)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 4




FIG. 5(A)

0077045-013604




FIG. 5(B)




FIG. 6




FIG 7




FIG. 8(A)

00770156 012601




FIG. 8(B)

FIG. 9(A)




FIG. 9(A)

TIME

00770136 1143699




FIG. 9(B)




FIG. 10

109210-23102200




FIG. 11




FIG. 12




FIG. 13




FIG. 14a




FIG. 14b




FIG. 14c




FIG. 15




FIG. 16




FIG. 17

0072056 032004




FIG. 18




FIG.19




FIG.20




FIG. 22

00770166 014601




FIG.23




FIG.24




FIG. 25




FIG. 26




FIG.27

00770153 002664




FIG.28

Multiplexed audio/video
data




FIG.29




FIG.30




FIG.31




FIG.32

00770156 015300




FIG.33




FIG.34






FIG.35



MPEG 4:2:0
macroblock

FIG.36A



JPEG 2:1:1
macroblock

FIG.36B




FIG.37




FIG.38




FIG.39




FIG.40



FIG.41




FIG.42

10210-99102200




FIG.43




FIG.44

$\overline{\text{RAS}}$

DRAM_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM_data[31:0]




FIG.45

$\overline{\text{RAS}}$

DRAM_addr[10:0]

$\overline{\text{CAS}}[3:0]$

$\overline{\text{WE}}$

$\overline{\text{OE}}$

DRAM_data[31:0]




FIG.46




FIG.47




FIG.48




FIG.49




FIG.50




FIG.51




FIG.52




FIG.53




FIG.54




FIG.55




FIG.56




FIG.57




FIG.58




FIG.59




FIG.60




FIG. 61




FIG. 62




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)

00000000 00000000 00000001 00101000 00000000 00000000 00001000

This looks like the prefix for a non-aligned
MPEG start code

FIG.65




FIG.66




FIG.68




FIG.69




FIG.70




FIG.7 I




FIG.72




FIG.73




FIG.74A




FIG.74B




FIG.74C




FIG.74D

$$\left\{ \begin{array}{l} \text{horiz_macroblocks} = \frac{\text{horiz_pels} + 15}{16} \\ \text{vert_macroblocks} = \frac{\text{vert_pels} + 15}{16} \end{array} \right.$$

FIG.75

From Token buffer

Run and Level representation of quantised coefficients

Inverse Modeller

Expanded to 8x8 blocks of quantised coefficients

Inverse Quantiser

8x8 blocks of coefficients

Inverse DCT


8x8 blocks of pixel information

To output of Spatial
Decoder

FIG.76

Quantised
values

Scale factor



Post
Processing




FIG.77




FIG.78




FIG.79




FIG.80




FIG.81




FIG.82

FIG. 83




FIG.83




FIG.84




FIG.85

00770455-012001




FIG.89




FIG.90




FIG.91




FIG.92




FIG.93

| CIF | | QCIF | |
|-----|----|------|--|
| 0 | 1 | 0 | |
| 2 | 3 | 2 | |
| 4 | 5 | 4 | |
| 6 | 7 | | |
| 8 | 9 | | |
| 10 | 11 | | |

FIG.94




FIG.95

| | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 |
| 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 |

FIG.96




FIG.97




FIG.98

| | | | | | | | |
|---|----|----|----|----|----|----|----|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

...

| | | | | | | | |
|----|----|----|----|----|----|----|----|
| 59 | 58 | 59 | 60 | 61 | 62 | 63 | 64 |
|----|----|----|----|----|----|----|----|

FIG.99




FIG. 100




FIG. 101




FIG. 102

00000-990000




FIG. 103




FIG. 104




FIG. 105




FIG. 106




FIG. 107



Access Start

Data Transfer

Default State

FIG. 1 08




FIG. 1 09

TIME

00770156 012504

100210-3540260




FIG. 110




FIG. 111




FIG. 1 | 2




FIG. 1 | 3




FIG. 114






FIG. 115



103210 95102200




FIG. 118

00770156-012601




FIG. 119

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| | (1) | (2) | (3) | (4) | (5) | (6) | (7) | (8) | (9) | (10) | (11) | (12) | (13) | (14) | (15) | (16) | (17) | (18) | (19) | (20) | (21) | (22) | (23) | (24) | (25) | (26) | (27) | (28) | (29) | (30) | (31) | (32) | (33) | (34) | (35) | (36) | (37) | (38) | (39) | (40) | (41) | (42) | (43) | (44) | (45) | (46) | (47) | (48) | (49) | (50) | (51) | (52) | (53) | (54) | (55) | (56) | (57) | (58) | (59) | (60) | (61) | (62) | (63) | (64) | (65) | (66) | (67) | (68) | (69) | (70) | (71) | (72) | (73) | (74) | (75) | (76) | (77) | (78) | (79) | (80) | (81) | (82) | (83) | (84) | (85) | (86) | (87) | (88) | (89) | (90) | (91) | (92) | (93) | (94) | (95) | (96) | (97) | (98) | (99) | (100) |
|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|





FIG. 120

```

graph TD
    A([Read AC JPEG Coefficients]) --> B[Decode VLC]
    B --> C{Index = ZRL ?}
    C -- Y --> B
    C -- N --> D{Index = EOB ?}
    D -- Y --> E([Accept New Command])
    D -- N --> F[Form RUN & SIZE I to D]
    F --> G[Read SIZE Bits]
    G --> B

```






FIG. 1 22




FIG. 1 23




FIG. 124




FIG. 125

407 406 405 404 403 402 401 400




FIG. 126

00770156 04544
00000000 00000000




FIG. 1 27




FIG. I 28




FIG. I 29




FIG. 130

00770456 012601
T04200 9506200





FIG. 131






FIG. 133




FIG. 134




FIG. 135




FIG. I 36




FIG. 137




FIG. 138

00770156 042601
109300 9310260




FIG. 1 39





FIG. 140

•



NOTE: "COMMON BLOCK" IS ENTIRELY COMBINATIONAL (NO LATCHING)

FIG. 141

10070159 35102260




FIG. 142

0070136 012601
109210 9510700




FIG. 143

10770456 043604
P0330 502220




FIG. 144

00770065 002601




FIG. 145




FIG. 146

09770456-012601




FIG. 1 47

0070156 012601




FIG. 148

| | | | | | | | |
|----|----|----|----|----|----|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 |
| 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 |
| 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 |
| 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 |

FIG. 149

09770455-042604




FIG. 150

00770156-012601




FIG. 151




FIG. 152

00770426-042604

Read Cycle




FIG. 153

Write Cycle




FIG. 154




FIG. 155

00770356 012501




FIG. 156




FIG. 157




FIG. 158

007045 010
105210 9540760




FIG. I 59A




FIG. I 59B




FIG. I 59C

The diagram shows a 64x64 bit memory array. The vertical axis is labeled "0x24 blocks" on the left and "DISP_VBS_COMP0" on the right. The horizontal axis is labeled "ADDR_HBS_COMP0" at the bottom. A thick black rectangle highlights a 16x16 bit region. The top-left corner of this region is labeled "2D". The top-right corner is labeled "57". The bottom-left corner is labeled "604". The bottom-right corner is labeled "62F". The center of the region is labeled "DISP_HBS_COMP0". The top-left corner of the entire array is labeled "0". The top-right corner is labeled "2B". The bottom-left corner is labeled "604". The bottom-right corner is labeled "62F". The array is divided into 16x16 blocks. The top-left block is labeled "0". The top-right block is labeled "2B". The bottom-left block is labeled "604". The bottom-right block is labeled "62F". The array is divided into 16x16 blocks. The top-left block is labeled "0". The top-right block is labeled "2B". The bottom-left block is labeled "604". The bottom-right block is labeled "62F".

FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 +

| | | | | | | | | | | | |
|----|----|----|----|----|----|----|----|----|----|----|----|
| 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | 0B |
| 0C | 0D | 0E | 0F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 1A | 1B | 1C | 1D | 1E | 1F | 20 | 21 | 22 | 23 |
| 24 | 25 | 26 | 27 | 28 | 29 | 2A | 2B | 2C | 2D | 2E | 2F |
| 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 3A | 3B |
| 3C | 3D | 3E | 3F | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 |
| 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4F | 50 | 51 | 52 | 53 |
| 54 | 55 | 56 | 57 | 58 | 59 | 5A | 5B | 5C | 5D | 5E | 5F |
| 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 6A | 6B |
| 6C | 6D | 6E | 6F | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 |
| 78 | 79 | 7A | 7B | 7C | 7D | 7E | 7F | 80 | 81 | 82 | 83 |
| 84 | 85 | 86 | 87 | 88 | 89 | 8A | 8B | 8C | 8D | 8E | 8F |

FIG.161A

COMPONENT1 OFFSET 0x100 +

| | | | | | |
|----|----|----|----|----|----|
| 00 | 01 | 02 | 03 | 04 | 05 |
| 06 | 07 | 08 | 09 | 0A | 0B |
| 0C | 0D | 0E | 0F | 10 | 11 |
| 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 1A | 1B | 1C | 1D |
| 1E | 1F | 20 | 21 | 22 | 23 |

FIG.161B

COMPONENT1 OFFSET 0x200 +

| | | | | | |
|----|----|----|----|----|----|
| 00 | 01 | 02 | 03 | 04 | 05 |
| 06 | 07 | 08 | 09 | 0A | 0B |
| 0C | 0D | 0E | 0F | 10 | 11 |
| 12 | 13 | 14 | 15 | 16 | 17 |
| 18 | 19 | 1A | 1B | 1C | 1D |
| 1E | 1F | 20 | 21 | 22 | 23 |

FIG.161C

BU_WADDR_COMP0_LAST_MB_IN_HALF_ROW

BU_WADDR_COMP0_LAST_MB_IN_ROW

[illegible]

BU_WADDR
-----|-----
BU_WADDR_MBS_HIGH

BU_WADDR_COMP0_MAXVB+1


BU_WADDR_COMPO_HALF_WIDTH_IN_BLOCKS

BU_WADDR_COMP0_MAXHB+1

BU_WADDR_MBS_WIDE


BU_WADDR_COMPO_HBS

FIG. 162



$$\text{BLOCK ADDRESS} = 0 + 0 + 0 \times 5D8 + 0 \times 28 + 0 \times 2C + 1 = 0 \times 62D$$

FIG. 1 63A



$$\text{BLOCK ADDRESS} = 0 + 0 + 0 + 0 \times 2A + 0 + 0 = 0 \times 2A$$

FIG. 1 63B




FIG. 164

00770456 043604




FIG. 165

00770455-012601




FIG. 166




FIG. 167




FIG. 168

09770156-012604

0070455-012601




FIG. 1 69